



Tentative Specification
<b>Preliminary Specification</b>
Approval Specification

# MODEL NO.: V315H4 **SUFFIX: LE2**

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your consignature and comments.	firmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Roger Huang	Hsin-Cheng Hung

Date: 20 Aug 2010 Version 1.0





# CONTENTS -

Version 1.0	2	<b>Date</b> : 20 Aug 2010
		31
1.2 OF HOAL SPECIFICATIONS		21
		27
		26
		23
		23
5.6 COLOR DATA INPUT ASSIGN	MENT	22
5.5 LVDS INTERFACE		21
5.4 BLOCK DIAGRAM OF INTERF	FACE	19
5.3 CONVERTER UNIT		17
		17
		15
5. INTERFACE PIN CONNECTION		15
4.1 TFT LCD MODULE		14
4. BLOCK DIAGRAM OF INTERFACE	3	14
3.2 BACKLIGHT UNIT		11
		8
		8
2.3 ELECTRICAL ABSOLUTE RAT	ΓINGS	7
		7
		6
		6
		6
1.5 MECHANICAL SPECIFICATIO	)NS	5
		5
1.3 APPLICATION		5
1.2 FEATURES		5
1.1 OVERVIEW		5
T. GENERAL DESCRIPTION		5

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





8.1 CMI MODULE LABEL	31
9. PACKAGING	32
9.1 PACKING SPECIFICATIONS	
9.2 PACKING METHOD	32
10. PRECAUTIONS	34
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	34
10.2 SAFETY PRECAUTIONS	
10.3 STORAGE PRECAUTIONS	34
11. REGULATORY STANDARDS	35
11.1 SAFETY	35
12. MECHANICAL CHARACTERISTIC	36



## **REVISION HISTORY**

Ver 1.0 20. Aug. 2010 All Preliminary Specification was first issued.	

Version 1.0 4 Date: 20 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited







### 1. GENERAL DESCRIPTION

Global LCD Panel Exchange Center

#### 1.1 OVERVIEW

V315H4- LE2 is a TFT Liquid Crystal Display module with LED Backlight unit and 2ch-LVDS interface. The display diagonal is 31.5". This module supports 1920 x 1080 Full HDTV format and can display true 16.7M colors (8-bit/color).

#### 1.2 FEATURES

- Optimized Brightness 450nits
- Contrast Ratio (4000:1)
- Fast Response Time (8.5 ms)
- Color Saturation NTSC 72%
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) Only Mode
- LVDS (Low Voltage Differential Signaling) Interface
- Viewing Angle: 176(H)/176(V) (CR>20) MVA Technology
- Color Reproduction (Nature Color)

#### 1.3 APPLICATION

- -TFT LCD TVs
- -Optimized Brightness, Multi-Media Displays

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	697.92 (H) X 392.58 (V)	mm	(1)
Bezel Opening Area	705.4(H) x 399.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.18175 (H) x 0.18175 (V)	mm	-
Pixel Arrangement	square	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally Black	-	-
Surface Treatment	Anti-Glare coating (Haze 14%) Hard Coating (3H)	-	(2)

### 1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	740.4	741.4	742.4	mm	Module Size
Module Size	Vertical (V)	434.8	435.8	436.8	mm	
Weight	Depth (D)	14.2	15.2	16.2	mm	To Rear
	Deptil (D)	34.9	35.9	36.9	mm	To Boss
	Weight		4375		g	

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



## PRODUCT SPECIFICATION

### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	alue	Unit	Note	
item	Symbol	Min.	lin. Max.		Note	
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	$T_OP$	0	50	°C	(1), (2)	
Shock (Non-Operating)	S <sub>NOP</sub>	-	50	G	(3), (5)	
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 30 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.











### 2.2 PACKAGE STORGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

### 2.3 ELECTRICAL ABSOLUTE RATINGS

#### 2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	ן טווונ		
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	Vin	-0.3	3.6	V	(1)	

#### 2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Light Bar Voltage	V <sub>W</sub>	Ta = 25 ℃	1	-	60	$V_{dc}$	
Converter Input Voltage	$V_{BL}$	-	0		30	V	(1)
Control Signal Level	-	-	-0.3	-	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control · Internal PWM Control and External PWM Control.





## 3. ELECTRICAL CHARACTERISTICS

### 3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

	Param	eter	Symbol	Value			Unit	Note
				Min.	Тур.	Max.	01.11	
Power Supply Voltage		V <sub>CC</sub>	10.8	12	13.2	V	(1)	
Rush Curr	ent		I <sub>RUSH</sub>	-	-	3.7	Α	(2)
	White Pattern		-	-	0.56	-	Α	
Power Su	oply Current	Black Pattern	-	-	0.38	-	Α	(3)
	Horizontal Strip		-	-	0.65	0.78	Α	
	Differential Input High Threshold Voltage		$V_{LVTH}$	+100	-		mV	
	Differential I	Differential Input Low Threshold Voltage		-		-100	mV	
LVDS interface	Common Inp	Common Input Voltage Differential input voltage		1.0	1.2	1.4	V	(4)
	Differential in (Single-end)			200	<u>-</u>	600	mV	
		Terminating Resistor			100	-	ohm	
CMOS	Input High T	hreshold Voltage	V <sub>IH</sub>	2.7	-	3.3	V	
interface	Input Low Th	Input Low Threshold Voltage		0	-	0.7	V	

Note (1) The module should be always operated within above ranges.


Date: 20 Aug 2010 Version 1.0






# PRODUCT SPECIFICATION

## Note (2) Measurement Conditions:



## Vcc rising time is 470us




Date: 20 Aug 2010 Version 1.0






Note (3)The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25  $\pm$  2 °C, f<sub>v</sub> = 60 Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The LVDS input characteristics are as follows:







### 3.2 BACKLIGHT UNIT

### 3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)

The backlight unit contains 2pcs light bar.

Parameter	Cumbal		Value	Linit	Note	
Parameter	Symbol	Min.	Min. Typ.		Unit	Note
Total Current (8 String)	If	-	960	1017.6	mA	
One String Current	ΙL	-	120	127.2	mA	
LED Forward Voltage	V <sub>f</sub>	3.0	3.25	3.5	$V_{DC}$	I <sub>L</sub> =120mA
One String Voltage	V <sub>W</sub>	39	-	45.5	V <sub>DC</sub>	I <sub>L</sub> =120mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta =  $25\pm2^{\circ}$ C, I<sub>L</sub> =120mA.

### 3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value						
Farameter	Symbol	Min.	Typ.	Max.	Unit	Note			
Power Consumption	$P_BL$	-	45	49.5	W	(1),(2) IL = 120 mA			
Converter Input Voltage	$V_{BL}$	22.8	24	25.2	$V_{DC}$				
Converter Input Current	$I_{BL}$	•	1.88	2.06	Α	Non Dimming			
Input Inrush current	$I_{R}$	-	2	2.92	A <sub>peak</sub>	V <sub>BL</sub> =24V (3)			
Dimming Frequency	$F_B$	150	160	170	Hz				
Minimum Duty Ratio	D <sub>MIN</sub>	5	10	-	%	(4)			

Note (1) The power supply capacity should be higher than the total converter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 31.5" backlight unit under input voltage 24V, average LED current 127.2 mA and lighting 1 hour later.

Note (3) The duration of rush current is about **30ms**.

Note (4) 5% minimum duty ratio is only valid for electrical operation.





### 3.2.3 CONVERTER INTERFACE CHARACTERISTICS

	Parameter	Symbol	Test		Value				
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
0.40% 0.4.1.1.4.14	ON	\/DI	_	2.0	_	5.0	V		
On/Off Control Voltage	OFF	VBLON	_	0	_	0.8	V		
Internal PWM Control	MAX	) (ID)A (N 4	_	3.0	_	3.3	V	maximum duty ratio	
Voltage	MIN	VIPWM	_	_	0	_	V	minimum duty ratio	
External PWM Control	НІ	VEPWM	_	2.0	_	5.0	٧	Duty on	
Voltage	LO	VEPVVIVI	_	0	_	0.8	V	Duty off	
Error Signal		ERR	_	_	-	_		Abnormal: Open collector Normal: GND (4)	
VBL Rising Time		Tr1		30	1	1	ms	10%-90%V <sub>BI</sub>	
Control Signal Rising Tir	me	Tr				100	ms	10 %-90 % V <sub>BL</sub>	
Control Signal Falling Ti	me	Tf	-			100	ms		
PWM Signal Rising Time	Э	TPWMR	-		_	50	us		
PWM Signal Falling Tim	е	TPWMF	+		_	50	us		
Input Impedance		Rin	-	1	_	_	МΩ		
PWM Delay Time		TPWM	_	100	_	_	ms		
BLON Delay Time		T <sub>on</sub>	_	300			ms		
	BLON Off Time		_	300	_	_	ms		
BLON Off Time			_	300	_	_	ms		

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.












# PRODUCT SPECIFICATION

## 4. BLOCK DIAGRAM OF INTERFACE

### 4.1 TFT LCD MODULE







## 5. INTERFACE PIN CONNECTION

### **5.1 TFT LCD MODULE**

	D MODULE	<del>,</del>	
Pin		Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(4)
8	N.C.	No Connection	
9	N.C.	No Connection	(2)
10	N.C.	No Connection	
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(F)
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(5)
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	(5)
20	ECLK+	Even pixel Positive LVDS differential clock input.	(5)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(5)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(5)
24	N.C.	No Connection	(0)
25	N.C.	No Connection	(2)
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	<b></b> \
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(5)
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
_	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	<b>(=</b> )
36	OCLK+	Odd pixel Positive LVDS differential clock input	(5)
37	GND	Ground	
38		Odd pixel Negative LVDS differential data input. Channel 3	<i>,</i> = <i>,</i>
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(5)
	N.C.	No Connection	
	N.C.	No Connection	(2)
41	14.0.		


Date: 20 Aug 2010 Version 1.0 15




# PRODUCT SPECIFICATION

43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) LVDS connector pin order defined as follows.



- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel





### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below. CN1 & CN2: 51281-1094 (Molex) or Equivalent

Pin №	Symbol	Feature					
1	VLED+	Positive of LED String					
3							
4	NC	NC					
5		INC.					
6							
7	N1						
8	N2	Negative of LED String					
9	N3	Negative of LED String					
10	N4						

#### **5.3 CONVERTER UNIT**

CN1(Header): Cvilux Cl0114M1HR0-LA or Equivalent

Pin №	Symbol	Feature					
1	_						
2							
3	VBL	+24V					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	ERR	Normal (GND) Abnormal (Open collector)					
12	BLON	BL ON/OFF					
13	I_PWM	Internal PWM Control					
14	E_PWM	External PWM Control					

Note (1) PIN 13:Internal PWM Control (Use Pin 13): Pin 14 must open.

Note (2) PIN 14:External PWM Control (Use Pin 14): Pin 13 must open.

Note (3) Pin 13(I\_PWM) and Pin 14(E\_PWM) can't open in same period.






CN2 &CN3 (Header): 51281-1094 (Molex) or Equivalent

PIII IV	Symbol	realure				
2	VLED+	Positive of LED String				
3						
4	NC	NC				
5		INC				
6						
7	N1					
8	N2	Negative of LED String				
9	N3	Negative of LED Stillig				
10	N4					



## 5.4 BLOCK DIAGRAM OF INTERFACE



Version 1.0 Date: 20 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal


- Note (1) The system must have the transmitter to drive the module.
- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




## PRODUCT SPECIFICATION

## **5.5 LVDS INTERFACE**

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format: (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





### **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.

The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

input.																									
												Da	ta S	igna	ıl			•							
	Color				Red	d							Gre	een							В	lue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	<u>.</u> :	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Orcon	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





# PRODUCT SPECIFICATION

### 6. INTERFACE TIMING

### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F <sub>clkin</sub> (=1/TC)	60	74.25	80	MHz		
LVDS	Input cycle to cycle jitter	T <sub>rcl</sub>	_	_	200	ps	(3)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F <sub>clkin</sub> -2%	_	F <sub>clkin</sub> +2%	MHz	(4)	
	Spread spectrum modulation frequency	F <sub>SSM</sub>	_	_	200	KHz	(4)	
LVDS Receiver	Setup Time	Tlvsu	600	_	-	ps	(5)	
Data	Hold Time	Tlvhd	600		_	ps		
	Frame Rate	F <sub>r5</sub>	47	50	53	Hz		
Vertical	Tramo rato	F <sub>r6</sub>	57	60	63	Hz		
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Active Display	Display	Thd	960	960	960	Тс	_	
Term	Blank	Thb	90	140	190	Tc	_	

Note (1) Please make sure the range of pixel clock has follow the below equation :


$$\mathsf{Fclkin}(\mathsf{max}) \geq \mathsf{Fr6} \times \mathsf{Tv} \times \mathsf{Th}$$

$$Fr5 \times Tv \times Th \ge Fclkin(min)$$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:



# PRODUCT SPECIFICATION




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =  $IT_1 - TI$ 



Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.




# PRODUCT SPECIFICATION



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

## LVDS RECEIVER INTERFACE TIMING DIAGRAM



Date: 20 Aug 2010 Version 1.0




# PRODUCT SPECIFICATION

## **6.2 POWER ON/OFF SEQUENCE**

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



**Power ON/OFF Sequence** 

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





## 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit						
Ambient Temperature	Та	25±2	°C						
Ambient Humidity	Ha	50±10	%RH						
Supply Voltage	$V_{CC}$	12V	V						
Input Signal	According to typical va	According to typical value in "3. ELECTRICAL CHARACTERISTICS"							
LED Current	IL	120±7.2	mA						

### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio	ı	CR		(3000)	(4000)		-	(2)
Response Tim	е	Gray to gray average			8.5	17	ms	(3)
Center Luminance of White		L <sub>C</sub>		(360)	(450)		cd/m <sup>2</sup>	(4)
White Variation	า	δW				(1.3)	-	(7)
Cross Talk		CT				4	%	(5)
	Red	Rx	$\theta_x$ =0°, $\theta_Y$ =0°		(0.645)		-	
	Neu	Ry	Viewing Angle at		(0.325)		-	
	Green	Gx	Normal Direction	-0.03	(0.300)		-	
Color	Green	Gy			(0.630)	+0.03	-	(6)
Chromaticity	Blue	Bx			(0.147)	+0.03	-	(6)
Cilionalicity	Dide	Ву			(0.065)		-	
	White	Wx			(0.280)		-	
	vviiite	Wy			(0.290)		-	
	Color Gamut	CG			(72)		%	NTSC
	Horizontal	$\theta_{x}$ +		(80)	(88)			
Viewing	Honzontai	$\theta_{x}$ -	CR≥20	(80)	(88)		Deg.	(1)
Angle	Vertical	$\theta_{Y}$ +	UN∠ZU	(80)	(88)		Deg.	(1)
	vertical	$\theta_{Y}$ -		(80)	(88)			



# PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note

Note (3) Definition of Response Time (Gray to Gray switching time):



The driving signal means the signal of Gray 0, 31, 63, 95, 127,159, 191, 223, 255. Gray to gray average time means the average switching time of gray 0, 31, 63, 95, 127,159, 191, 223, 255 to each other.

Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point.

 $L_C = L(5)$ , where L(x) is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):




## PRODUCT SPECIFICATION

 $CT = |Y_B - Y_A| / Y_A \times 100 (\%)$ 


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



## Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.




Note (7) Definition of White Variation ( $\delta W$ ): Measure the luminance of gray level 255 at 5 points





 $\delta W = Maximum \left[L\ (1),\ L\ (2),\ L\ (3),\ L\ (4),\ L\ (5)\right] /\ Minimum \left[L\ (1),\ L\ (2),\ L\ (3),\ L\ (4),\ L\ (5)\right]$ 









### 8. DEFINITION OF LABELS

### 8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V315H4-LE2
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



# PRODUCT SPECIFICATION

### 9. PACKAGING

### 9.1 PACKING SPECIFICATIONS

(1) 7 LCD TV modules / 1 Box

(2) Box dimensions : 826(L)x376(W)x540(H)mm

(3) Weight: approximately 34 Kg (7 modules per box)

### 9.2 PACKING METHOD





Figure.9-1 packing method





Sea / Land Transportation (40ft Container)

Air Transportation



Sea / Land Transportation (40ft HQ Container)




Figure. 9-2 Packing method





### 10. PRECAUTIONS

#### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow.

#### **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

#### 10.3 STORAGE PRECAUTIONS

When storing modules as spares for a long time, the following precaution is necessary.

- (1) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (2) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.





## 11. REGULATORY STANDARDS

### **11.1 SAFETY**


The LCD module should be certified with safety regulations as follows:

Requirement	Standard	Remark
UL	UL60950-1:2006 or Ed.2:2007	
	UL60065 Ed.7:2007	
cUL/CSA	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07	
	CAN/CSA C22.2 No.60065-03:2006 + A1:2006	
СВ	IEC60950-1:2005 / EN60950-1:2006+ A11:2009	
	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006 + A11:2008	




# PRODUCT SPECIFICATION

## 12. MECHANICAL CHARACTERISTIC



Date: 20 Aug 2010 Version 1.0 36






Version 1.0 37 Date: 20 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited







Date: 20 Aug 2010 38